Hardware Interrupts

Thorne : 21.1, 21.3 (Irvine Edition IV : Section 16.4)

The Particular Challenges of I/O Programming

• Reference : Fundamentals of Embedded Software : Where C and Assembly Meet, Daniel Lewis. Chapter 6.

• With "memory" programming :

- 1. Data transfers between memory occur as a result of an instruction fetch-execute cycle
 - 1. Time to complete is in the order of microseconds
- 2. A program runs synchronously : Instructions are fetched then executed.
 - CPU controls the data transfers between memory.

The Particular Challenges of I/O Programming

• With I/O programming

- 1. Input and output from/to external I/O devices (keypads, sensors, switches) often involve physical movement
 - Response times are determined by physical nature of device (eg. Bouncing of switches, A/D conversion, movement of disk head)
 - Response times are an order of magnitude slower than an instruction execution
- 2. I/O devices operate asynchronously from the processor (and the program being run)
 - Availability of data for input OR device for output is not under the control of CPU
 - To transfer any data, the processor and I/O device must synchronize or "handshake"

Polled Input/OutputWaiting Loops – **Busy Waiting**

CPU controls the synchronization with I/O device

– Execution is simple : sequential control flow

Example : Lab Switches

Is Switch E up?

while (! (getSwitches() && 1000 0000B)) { }
processSwitch()

Example : Hypothetical Simple Keyboard Device :

- When key pressed, character is put in data port and bit 0 in the status port is set to indicate "Key Ready".
- When character is read from data port, status bit is cleared.

while (status && 0000 0001b == 0) { }


Read Keystroke from Data port Is bit 0 in the status port set?

(Hardware) Interrupts : A Device-centric Handshake

- Example : Lewis
 - You are working at home doing taxes
 - The phone rings (an interrupt)
 - You stop work on the taxes and answer the phone (You accept the interrupt)
 - A friend wants to know a mechanic's phone number to arrange service
 - You give the phone number (You process the interrupt immediately)
 - You hang up and go back to your taxes.
- Example : Classroom questions

Example : Interrupt-Driven Keyboard

- Simple Keyboard model:
 - When key pressed, character is put in data port and bit 0 in the status port is set to indicate "Key Ready" ... and an interrupt is sent to the CPU
 - When character is read from data port, status bit is cleared





Hardware Interrupts

- The interrupted processing doesn't "know" it was interrupted
 - The processor just:
 - 1.temporarily suspended current thread of control
 - 2.ran Interrupt Service Routine (ISR, later!)
 - 3.resumed suspended thread of control
- Polling: CPU asks the peripheral devices whether there is anything to do now ?
 - Programming is sequential : Next instruction is determined by the fetch-execute cycle and by control transfer instructions.
- Interrupts: Device tells CPU it is time to do something NOW
 - External hardware signals spontaneously cause transfer of control (cause interruption in default sequential program).
 - No busy waiting, no polling.
 - Programming now requires an "event-driven" mindset

Learning the Event-Driven Mindset

- We will show two ways to depict the runtime behaviour of an interrupt-driven program
- Let's set up an example to demonstrate :





Learning the Event Driven Mindset : CPU Utilization Diagram


- Diagram depicts what CPU does as time progresses to the right
- If no interrupts happen (and interrupts don't have to happen!)
 - Main thread of control completely consumes the CPU

m-1 m-2 m-3 m-4 m-1 m-2 m-3 m-4 m-1 m-2 m-3 m-4

time


• If interrupts happen

– CPU is used by ISR whenever the interrupt occurs.




Learning the Event Driven Mindset : Thread Diagrams

• Diagram depicts the "lifelines" of each thread of control



The Interrupt Mechanism on the Intel 8086

- The 8086 processor has two hardware interrupt signals
 - **NMI** non-maskable interrupt
 - **INTR** Interrupt request (maskable interrupt)



Interrupt Maskability

- Maskable interrupts can be ignored by the CPU
 - Must be enabled before interrupting the CPU
 - 8086 Example : INTR is maskable
- NonMaskable interrupts cannot ever be ignored by the CPU
 - 8086 Example : NMI is non-maskable
 - Used for catastrophic errors (e.g. RAM failure

Power failure, etc).

- An Interrupt request can be *pending*: the signal is active but it has not yet serviced
 - For maskable interrupts, it may or may not be serviced until/if it is enabled

8086 Instructions for Interrupt Masking

Masking of INTR is done with the *control* flag IF in FLAGS register

CLI - clears IF bit in flags register (IF - 0)

- disables (masks) interrupts at the processor
- processor does not monitor INTR line while IF = 0

STI - sets IF bit in flags register (IF = 1)

- enables (unmasks) interrupts at the processor
- processor monitors INTR line while IF = 1
- □ State of IF does <u>not</u> affect NMI, software interrupts or dedicated interrupts (0..4)
- □ Later, we shall say : CLI/STI instructions disable/enable interrupts *at the processor*

The Interrupt Mechanism on the Intel 8086

Interrupt signals can occur <u>anytime</u>.

- When does processor consider interrupt signals?
- What ISR does processor execute ? Where is this ISR ?

The <u>complete</u> instruction execution cycle :


- 1. Fetch instruction & adjust IP
- 2. Decode instruction
- 3. Execute instruction
- 4. Check NMI : If NMI asserted, perform "related behaviour"
- 5. If IF = 1 check INTR :

If INTR asserted, perform "related behaviour"

8086 Vector Table

• An array of 256 entries located at the reserved memory location 0000:0000

- Each entry is "address" of an interrupt service routine (ISR).
- The address is a FAR Pointer
 (CS:IP pair) (32-bits = 4bytes)
- The array occupies addresses from 0:0 to 0:3FF (256*4 bytes)
- Each entry is identified by unique "interrupt-type" (number), ranging from 0 to 255
 - If interrupt-type = i then the offset to relevant entry in the vector table = 0000H + 4 * i



IP

CS

Just another example of Array Programming

Address of type 255

0:3FC

0:3FD

0:3FE

0:3FF

Interrupt Types : Deciding which ISR to run

- Auto-vectored interrupts : The interrupt-type (the vector) is predefined as part of the processor design
 - For a given hardware signal, the CPU automatically goes to a particular interrupt-type in the vector table.
 - **8086 Example** : NMI is auto-vectored to Interrupt-type 2
 - Whenever NMI is asserted, the 8086 **always** executes ISR at Interrupt Type = 2
 - The address of the NMI ISR is always at 0000:0008h

Interrupt Types : Deciding which ISR to run

- Vectored interrupts : The interrupt-type (the vector) is determined during systems design and is provided to the CPU.
 - The CPU performs an "interrupt-acknowledge" cycle where it reads the interrupt-type from the data bus
 - <u>No</u> software is involved (More in 4601)
 - Interrupting device must provide (ie. write) the interrupttype External hardware
 - The address of the ISR is at 0000:type*4

VARIABLE

• 8086 Example : INTR is a vectored interrupt


Question : **NMI** and **INTR** – Does this mean we can have only 2 interrupt sources ?

Question : Why do we need 256 entries in the vector table ?

SYSC3006

Multiple Interrupt Sources with AutoVectored Interrupts


- Multiple devices share the same interrupt line
- CPU must poll status port on each device to determine which one generated interrupt.



Multiple Interrupt Sources with Vectored Interrupts

Interrupt controller acts as a funnel for multiple device interrupts

- Interrupt controller "handshakes" with CPU (Interrupt Acknowledge Cycle) on behalf of the device.
- Interrupt controller knows which device interrupted
- Interrupt controller "tells" the CPU by writing a unique interrupt-type associated with interrupting device on the data bus
- CPU uses interrupt-type to execute the appropriate ISR



Perform "Related Behaviour"

• Review : Execution semantics of CALL

- NEAR CALL target
- FAR CALL target

PUSH IP, IP := target PUSH CS, PUSH IP, CS:IP := target

• Execution semantics of Interrupt


- Push FLAGS register
- Clear IF bit in flags to 0
- Clear TF bit in flags to 0
- Push CS
- Push IP
- Fetch new CS from
- Fetch new IP from

- $0: n^{*}4 + 2$ From Vector Table in memory! $0: n^{*}4$ • n: Interrupt Type!
- **Question** : What does all this ?

SYSC3006

ISR Stack Frame

- The ISR stack frame different from subroutines!
 - Return address is always a FAR address CS:IP
 - FLAGs are also pushed.




Returning from an ISR

- The RET instruction will not work
 - Why not ?

SP

- When writing ISRs, you must use **IRET**.
 - 1. Pops 32-bit return address (CS:IP)
 - 2. Pops flags
- Example :
 - isr PROC FAR
 - IRET
 - isr ENDP


Restores FLAGS value to what they were <u>before</u> IF and TF were cleared !



Installing an ISR

- Interrupts only work if ISR address has been loaded <u>previously</u> into correct vector!
 - This is called "installing" the ISR in the vector table


Dynamic Installation of an ISR



Installing the ISR

- When installing an ISR, you are over-writing a previous value inserted by the O/S during startup
 - Example : The entry may have a "useful" DOS value .
 - Example : Even "unused" entries have an address of a default ISR just in case (eg. a simple return)
- Whenever installing vectors, first save the existing contents of the vector.
 - The saved values should be restored before the program exits
 - If save/restore is not done, the OS (eg. DOS) might not run properly.
 - Sound familiar ? (Hint : SYSC-3006 Subroutine Policies)


Robust Version of ISR Installation



The Intel Programmable Interrupt Controller (PIC)

In 80x86 based PCs, interrupt controller is the Intel 8259A


- Complex (ie. configurable / programmable) behaviour
 - Example : The specific interrupt-type to be associated with each interrupting device is often programmable
- Itself is an I/O device to be read/written.



It supports 8 device inputs : $IR_0 \rightarrow IR_7$

Daisy-Chaining or Cascading the PIC


- The maximum configuration is 1 master PIC and up to 8 slave PICs, allowing up to 64 devices to generate interrupts
 - Modern PC's have a master + (at least) one slave



Interrupt type is read from data bus.

SYSC3006

The PC configuration of 80x86 and 8259 PIC



During power-up, BIOS programs (initialises) the master PIC: IR0 \rightarrow IR7 mapped to interrupt types 08h \rightarrow 0Fh

SYSC3006

PC Example : Keyboard


- Assume interrupts are enabled (assume IF = 1)
- When the keyboard hardware logic asserts IR1 at PIC, the PIC generates INTR signal to the processor
 - During interrupt acknowledge, PIC identifies interrupt source as type 9
 - The CPU executes the INT 9h behaviour
 - Saves the flags
 - Clears IF and TF (Disabling interrupts at processor)
 - Saves CS and IP
 - Reads the interrupt-type = 9h from the Data bus and vectors to the ISR pointed to by the double word at address of 0 : 9h*4 in Vector Table (memory)
- Execution of ISR 9 is caused by hardware interrupt mechanism
 - No software involved in the invocation of ISR 9 !

Some (as yet) Unanswered Questions:

1. If two devices generate interrupt signals at the same time, which ISR should be executed first?



2. If the CPU is executing an ISR, and a second device interrupts, when should the second ISR be executed?



- When IF=0, no further (maskable) interrupts are accepted.
- NMI is always accepted regardless of IF.

Interrupt Priority

- Interrupting Devices are assigned priorities
 - Higher priority devices take precedence over lower priority devices
 - Priority is applied whenever interrupts coincide
 - When multiple interrupts occur at the same time
 - When new interrupts occur while still processing the ISR of previous interrupts.
- Typically, interrupt controllers manage priority issues.
 - In PC's
 - The devices have pre-configured connections to PIC
 - Timer is always IR0 and Keyboard is always IR1
 - DOS programs the 8259A to assign priority based on the device connection


– IR0 == highest priority and IR7 == lowest priority

the lower the number, the higher the priority

SYSC3006


Interrupt Priority Scenarios

1. If two devices generate interrupt signals at the same time, which ISR should be executed first?



Interrupt Priority Scenarios

- 2. If the CPU is executing an ISR, and a second device interrupts, when should the second ISR be executed?
- If a higher priority interrupt follows a lower priority, the PIC generates another interrupt.




- The PIC *will try* to allow a higher priority interrupt to interrupt a lower priority ISR !
 - The second interrupt will not be recognized by the processor until interrupts are re-enabled until IF = 1

SYSC3006

When is this ?

Interrupt Priority Scenarios

• If a lower priority interrupt follows a higher priority, the PIC *maintains* the priority .



- It "remembers" (latches) the lower priority interrupt until the high priority ISR is finished ... regardless of interrupts being enabled/disabled
- When finished, PIC generates another interrupt ... on behalf of the lower priority device.
- Hmmm.... Two More Questions:
 - 1. How many interrupts can the PIC remember?
 - 2. How does the PIC know when the higher priority ISR is finished?

Pending Interrupts

- Terminology: A "Pending" Interrupt is an interrupt signal that is latched somewhere in the system, but has not yet been acknowledged by the processor
 - Interrupts can be pending at device and / or at the PIC
- Example : The Intel 8259 has an internal 8-bit register
 - one bit per IR input
 - When IR is asserted, the associated bit is set
 - When the interrupt on IR is acknowledged, the associated bit is cleared
 - In summary, the PIC has 1-bit memory for each IR
 - It can remember up to 1 pending interrupt for each IR

⇒Total 8 different IRs

SYSC3006

End-of-Interrupt (EOI)

- After sending an interrupt to processor, PIC needs to know when it is safe to generate a lower priority interrupt
 - the PIC requires feedback from the CPU
- End Of Interrupt (EOI) is a command sent to PIC from the CPU
 - It is not part of the INTA cycle; it is not done in hardware
 - It is a software command; ie. something your program must do.

PIC Programmer's Model

- The PIC is an I/O Device so it has I/O port addresses
 - It appears as two 8-bit ports:

Interrupt Mask Register (Port 21H) read/write

- Allows us to enable/disable individual interrupts at the PIC
- bit i = 1 IRi is masked (not recognized by the PIC)
- bit i = 0 IRi is unmasked (recognized by the PIC)

Beware : mask at PIC \rightarrow bit = 1 mask at processor \rightarrow IF = 0

Command Register (Port 20H) - write-only

– Write 20H to inform PIC of end of interrupt (EOI)

PC Keyboard : I/O Programmer's Model

- The PC keyboard is interrupt driven
 - It can't run in polled mode because there is no status port
 - It is connected to IR1 of the PIC, through 8255 Parallel Peripheral Interface (PPI)
 - The 8255 is our programming interface to the keyboard
- There are 2 interrelated 8255 PPI ports: Data Port (Port PA) : I/O address 60H Control Port (Port PB) : I/O address 61H

PC Keyboard : I/O Programmer's Model

- The keyboard data port (Port A) has dual functionality :
 - Dual = Different values are read from the same port!
 - The value read depends on the setting of Port B, Bit 7!
 - Port B, Bit 7 = 0 "Scan Code" is read.

(ie. identify the keystroke)

- Port B, Bit 7 = 1 "Configuration switch data" is read
- In this course, we never use the configuration data, so why don't we just set Port PB, Bit 7 = 0 and leave it there ?

PC Keyboard : Hardware Requirement

- The keyboard will not send the next scan code until the previous scan code has been "acknowledged"
- To acknowledge scan code:
 - PB bit 7 must be toggled from $0 \rightarrow 1$ and then $1 \rightarrow 0$
- **CAREFUL**! All bits in PB have important values
- To acknowledge:
 - 1. Read Port B : PB_value
 - 2. Force bit 7 = 1: PB_value OR 80H
 - 3. Write modified value back to Port B
 - 4. Write original value (with bit 7 = 0) back to Port B
- NB. The keyboard hardware is initialised when DOS boots

PC Keyboard : Scan Codes

- The scan code is a code sent from keyboard whenever its keys change state
 - Scan codes are NOT ASCII codes!!
- The scan codes runs from 0 53H
 - e.g. "A" key scan code = 1EH
- Scan codes are "make/break coded"
 - one code sent when key is pressed (make)
 - different code sent when key is released (break)
 - The only difference is the most-significant bit
 - If MSBit = $0 \rightarrow$ key was pressed
 - If MSBit = $1 \rightarrow$ key was released
 - Example : Letter A
 - Make 'A' = 1EH (0001 1110b)
 - Break 'A' = 9EH (1001 1110b)

Keyboard Scan Codes (Read from Port HEX 60 = DEC 96) (Keyboard Layout)

Top number ... DEC Bottom number ... HEX

Key	+	F2	ESC	1	2	+ 3	+ 4	 5	6	7	 8	+ 9	0	-	=	BkS	⊦ Num	1 Lok	+ Sci	Lok
Scan code -	59 3B	60 3C	1 01	2 02	3 03	4 04	5	6	7 07	8 08	9	10 0A	11 0B	12 0C	13 0D	14 0E		5		70 16
	+	F4	TAB	Q	 W	+ E	R	 Т	Y	U	I	0	P	[]		7	38	9	3 _ 3 _
	61 3D	62 3E				18 12	19 13	20 14	21 15	22 16	23 17	24 18	25 19	26 1A	27 1B			372 348		³ 74 ³ 4A
	+ F5	F6	CTR	A	s	D	+ F	G	н	J	К	+ L	;	'	`	28	4	35	6	3
	63 3F			30 1E	:	32 20	33 21	34 22		36 24	37 25	38 26	39 27	40 28	41 29			376 34C	77 4D	
	+ F7 	F8	+ Shf 	\	+ Z 	+ X 	+ C 	+ V 	+ В 	N	+ М 	+ , 		+ / 	Shf	Prt	1	32	+ 3 	3 + 3
	65 41		42 2A	43 2B		45 2D	46 2E	47 2F		49 31		51 33	52 34	53 35	54 36	55 37	78 4F	380 350		³78 ³4E
	+	F0	 A	t	+ 	+ 	+ 	+ 	pac	+	+ 	+ 		Cap	Lok	I	s	3 D	+ 1	3 1
		68 44			 	 	 	 	57 39		 	 		5		8 5		3 38 35	!	3
+++++++++++++									+	+ 3										

PC Keyboard : Multiple Key Combinations

- Multiple key combinations
 - <SHIFT> 'A'
 - <CTRL><ALT>
- Software must manage multiple key combinations.
 - Left Shift key press, make code = 2AH
 - Right Shift key press, make code = 36H
 - Ctrl key press, make code = 1DH
 - Alt key press, make code = 3AH
- Keyboard software must track the state of control keys for correct interpretation

Example : A Simple Keyboard Driver

- Requirements
 - prints uppercase char's representing keys pressed
 - ALT, SHIFT, CTRL keys (and a few others) are not managed
 - exit the program by resetting
 - ISR ignores key released scan codes
 - uses lookup table to convert key pressed scan code to uppercase ASCII representation


Example : A Simple Keyboard Driver

- Program architecture
 - The duties have been divided between the main program and keyboard ISR
 - Keyboard ISR gathers data as user enters keystrokes
 - Main prints the keystrokes
 - The data is shared between the two threads in a variable KEYBOARD_CHARACTER (global variable)
 - The variable is initialised to 0FFh to represent "no data"
 - (0FFh is not an ASCII code for any key)

How does it know when ?

- The keyboard ISR puts ASCII code in the variable
- Main program polls the variable until valid data is found;
- When main reads ASCII code, it must reset the variable to "no data" value

Keyboard : Code Fragments



Keyboard : Code Fragments

.code MAIN PROC

CLI ; Disable ints while installing ISR ; Install the Keyboard ISR at Interrupt Type = 9 ; Enable keyboard interrupts at the PIC STI ; Enable interrupts at the processor ; press reset to exit \bigcirc FOR EVER: CALL GET CHAR ; returns ASCII in AL PUSH AX ; save char & pass parameter CALL DISPLAY_CHAR ; displays char in AL POP AX : restore char & clear stack CMP AL, CR ; check for Enter key REPEAT_LOOP JNZ MOV AL, LF ; if Enter – do LF too ! PUSH AX DISPLAY_CHAR CALL ADD **SP**, 2 **REPEAT LOOP: JMP** FOR EVER MAIN ENDP

Keyboard ISR : Code Fragments

GET_CHAR PROC NEAR

; poll until char received from ISR

; check for "no data" value

CMP KEYBOARD_CHARACTER, 0FFH

JZ GET_CHAR

Is this a critical region? Should it be protected?

; get ASCII character

MOV AL, KEYBOARD_CHARACTER; global variable from KISR

MOV KEYBOARD_CHARACTER, 0FFH

RET

GET_CHAR ENDP

Keyboard : Code Fragments

KISR PROC FAR

; Standard ISR Setup (Save registers, including DS) MOV AX, @data MOV DS, AX

IN AL, 60H ; AL = scan code

; Acknowledge Keyboard : Toggle PB bit 7

PUSH	AX	; save scan code
IN	AL,61H	; read current PB value
OR	AL, 80H	; set bit 7(= 1)
OUT	61H , AL	; write value back + bit $7 = 1$
AND	AL, 7FH	; clear bit 7 (=0) – back to original
OUT	61H , AL	; write original value back
POP	AX	; restore scan code

Keyboard : Code Fragments

TES	Т	AL, 80H	; ignore break codes	
JNZ	SEND_	EOI		
; Co	nvert m	ake code to ASCII		
LEA	λ	BX, SCAN_TABLE		
XLA	ΑT			
CMI	Р	AL,0	; some keys are ignored	!
JZ		SEND_EOI		
; Put	t ASCII	encoded value in share	d variable	
MO	V	KEYBOARD_CHARA	CTER, AL	
SEND	EOI :			
MO	V	AL, 20H		
OUT	Г	20H , AL		
; Sta	indard IS	SR exit code (restore all	registers)	
IRE	Т			
KISR	ENDP	SYSC3006		51

Example : Polled Timing Loop


- Programs must often manage time (eg. timing constraints)
 - Example : In animation, motion is timing dependent
 - Example : Changing display after fixed time,
 - To clear a dialog box.
 - To turn on/off a LED for the floppy disk access light.
- In a program, what is time?
- Various schemes are used to manage time : hardware / software

Software Solution : Polled Timing Loop

- Example : A software-only solution for a timing loop
 - Write a loop that simply counts to waste time (busy waiting)
 for (int i = 0; i < 10000; i++)
 {
 for (int j = 0; j < 10000; j++)
 { } // empty body
 }</pre>
- Advantage: It is simple software; No explicit h/w involved
- Disadvantage:
 - Timing is based on the execution speed of the processor.
 - It is not portable because execution speed varies on different machines
- download old DOS games ??

Hardware Solution : Hardware-Based Timing


- Requirement : The computer system includes hardware dedicated to managing time
 - We will introduce the timing hardware as a separate I/O device Integration
 - Often, there is no external device; it is just internal component but still with usual programmer's model of an I/O device



- Timing Component :
 - Input Signal : oscillator circuit generates "ticks" at a known frequency – e.g. square wave at some frequency
 - It "counts" ticks (edge-to-edge) on the input signal
 - Since frequency of ticks is known, then counting a fixed number represents the passage of a known amount of time


Intel 8253 Programmable Interval Timer (PIT)

- One 8253 component has 3 independent timer components
 - Each timer counts ticks on the same master clock input
 - Each timer generates its own output signal
 - Each timer can be programmed for one of 6 modes (mode 0-5) that determine the shape of the output signal.



Basic Timing Function of 8253


- Each timer's counter is a 16-bit unsigned value
- Timer decrements counter every tick on the input clock (typically from crystal oscillator)
- When counter reaches zero, its output signal changes (if 1, now 0; if 0, now 1)
- Some "modes" automatically reload counter and start again ... leading to digital patterns.




• Hence, the counter value is related to the period of the output signal

Square Wave Generator Mode (Mode 3)

- In mode 3, a 8253 timer component generates a square wave on its output signal.
 - Square wave : approx. 50% duty cycle
 - Each time master clock input signal "ticks", the timer's counter is decremented
 - When the counter reaches half of original value, the output signals is toggle
 - When counter reaches 0, the output signal is toggled and the counter is reloaded.





Square Wave Generator Mode (Mode 3)

- In Mode 3, the timer's output is a scaled down version of the input clock
 - There is one output cycle for every *n* input cycles where *n* is called the "scaling factor"

output freq. = input freq. ÷ scaling factor

- Usually, we need to find the scaling factor to *program* the timer component
 - Need to determine the initial counter value that will generate a desired output frequency

scaling factor = input freq. ÷ output freq.


8253 PIT Programmer's Model

- The PIT is an I/O device with four 8-bit ports (registers)
 - On the PC: port addresses are $40H \rightarrow 43H$
- There are three 8-bit Data Registers
 Timer 0 Counter Register 40H
 Timer 1 Counter Register 41H
 Timer 2 Counter Register 42H
- **Question** : How can 8-bit data registers be used to initialise 16bit internal counters ?

8253 PIT Programmer's Model

Control Register (43H)

write-only



8253 PIT Programmer's Model

RL1	RLO	read/load sequence
0	1	read/load LSB only
1	0	read/load MSB only
1	1	read/load LSB first, then MSB

M2 M1 M0 mode (6 modes)

x 1 1 mode 3 square wave generator where x = don't care (other modes in ELEC-4601)

BCD (binary coded decimal)

- 0 16 bit binary count
- 1 BCD count (4 decimal digits)

8253 Hardware Configuration and Limits on the PC

- On a PC, the 8253 is wired such that
 - master input signal = 1.19318 MHz

Generate timer interrupts!

- output from timer 0 connected to IR0 on PIC
- The scaling factor is an unsigned number from 0 ... FFFFh (65,535) but ...0000H = 65,536 (i.e. 10000H, with implied MS bit)
- **Question** : What is the maximum frequency ?
- **Question** : What is the minimum frequency ?

```
min output = input \div max scaling factor
= 1.19318 MHz \div 65,535
= 18.2 Hz
```

Hardware Timing Example : DOS Time-of-Day

- The DOS maintains the time-of-day feature HH : MM : SS
 - > date
 - Provide file timestamps.
- DOS uses Timer 0 to provide a real-time clock interrupting at a frequency of 18.2 Hz.
 - When DOS boots, Timer 0 is programmed for Mode 3 (square wave) and an *"initial time"* is loaded
 - The Timer 0 ISR counts "*ticks*" (at 18.2 Hz)
 - *"initial time + ticks*" is used to calculate "current" the timeof-day

Hardware Timing Example : 20Hz Real-Time Clock


- Example : Devise a program that provides replaces the DOS time-of-day to provide a "ticksCount" = number of 20Hz ticks
 - Program timer to interrupt at 20 Hz
 - Timer ISR keeps running tick count of 20 Hz ticks
 - Main program can use tick count to provide timing information

20Hz Real-Time Clock : Before Programming

- 1. Develop the Program Architecture
 - Two software components main program and timerISR will share a 32-bit unsigned count variable
 - timerISR increments count every "tick"


Why 32-bit?

- Main program reads count whenever it needs to
 - Will encapsulate in a subroutine : double getTicks()



20Hz Real-Time Clock : Before programming

- 2. Determine values for programming the 8253 Timer 0:
 - a) Write to the timer's control register: (at 43H) SC1 SC0 = 00 (select timer 0) RL1 RL0 = 11 (LS byte then MS byte) M2 M1 M0 = 011 (square wave): mode 3 – could also use M2 M1 M0 = 111 BCD = 0 (16 bit binary count)



SYSC3006

20Hz Real-Time Clock : Before programming

b) Determine the initial (reload) counter value:

scaling factor = input freq. ÷ output freq.

- $= 1.19318 \text{ MHz} \div 20 \text{ Hz}$
- = 59,659 (decimal) = 0E90BH
- After writing to control register, write timer 0 counter value: (at 40H)
 - First write LSB: 0BH
 - Then write MSB: E9H

; Symbolic Definitions

- ; PIC registers and constants PIC_COMMAND_REG PIC_IMR_REG EOI
- equ 20H ; Command registerequ 21H ; Interrupt mask registerequ 20H ; EOI to port 20h (Command Register)

;Timer registers and constants

TIMER_0_REG TIMER_CTRL_REG TIMER_0_MODE

equ 40H ; Timer 0 counter data register equ 43H ; Control register equ 36H ; = 0011 0110b

.data

- ; Program modifies state of system; need variables to save
- ; state to allow restoring of state upon exit

old_pic_imr	db?
old_int8_vector_offset	dw?
old_int8_vector_segment	dw?

; 32-bit count: shared by ISR and main program count_low dw? count_high dw?

.code

MAIN PROC

; Initialize data structures used by ISR

SUB AX, AX ; trick! AX = 0!

MOV count_low, AX

MOV count_high, AX

; tick count = 0

CLI ; Disable interrupts while installing and setting up timer. Why ?

; Install Timer ISR at interrupt type = 8 (As before)

; Program timer 0 to interrupt at 20 Hz

MOV AL, TIMER_0_MODE ; Control Register

MOV DX, TIMER_CTRL_REG

OUT DX, AL

MOV AL, 0BH ; scaling factor = E90BH

MOV DX, TIMER_0_REG

OUT DX, AL ; write low byte

MOV AL, 0E9H

OUT DX, AL ; write high byte

SYSC3006

; Enable TIMER interrupts at the PIC (As before)

MOV DX, PIC_IMR_REG

IN AL, DX

MOV old_pic_imr, AL

- AND AL, OFEH
- OUT DX, AL

- ; for later restore
- ; clear bit 0 of IMR

; Enable interrupts at the processor

STI


forever:

CALL get_ticks


- ; Main loop of program
- ; Returns tick count in dx:ax
- ; Use value as needed

JNE forever

exit : ; Restore state before returning to DOS (not shown)




SYSC3006




20Hz Real-Time Clock : A Timing Analysis

• CPU Utilization Diagram



20Hz Real-Time Clock : A Timing Analysis

• Thread Diagram




Event-Driven Thinking : An Interference Scenario

• Suppose CLI / STI protection not there , and:

count_high = 0010H count_low = FFFFH

What's special about this value ?

• Suppose main program was executing getTicks() with the following:



- Suppose Timer interrupt occurs during /after MOV DX, count_high
 - At this point, DX = 0010H
 - For count to be correct, AX = FFFFH
- BUT ...

Event-Driven Thinking : An Interference Scenario

• In response to the interrupt, timerISR increments count, to become:

count_high = 0011H count_low = 0000H

- When main program resumes, it executes MOV AX, count_low (DX = 0010h, from before interrupt) AX = 0000H (from after interrupt)
- The value returned from get_ticks() is:
 - count_high before Timer interrupt
 - count_low after Timer interrupt
- ot DX = 0010HAX = 0000H

I/O Program Metrics

- Definition : Transfer Rate
 - Number of bytes per second transferred between CPU and device
 - Maximum transfer rate characterizes the capability of the I/O program
- Definition : Latency (Response time)
 - Delay from the time the device is ready until the first data byte is exchanged.

Polled Input/Output

- CPU controls the synchronization with device
 - Execution is simple : sequential control flow
- Polled transfer rates are usually reasonable
 - Maximum transfer rate is the time to execute the check (once the device is ready) and then transfer
- Polled latency is usually unpredictable
 - Depends on the "other works" being done between checks
 - ... unless CPU works only on polling, in which case CPU is dedicated to I/O and cannot perform any other work.
 - What if other interesting events happen on other devices ?

Interrupt-Driven Input/Output

- Device signals CPU of a new I/O event
 - Event-driven programming
- In general, interrupts improve the latency of a system
 - Interrupt latency is deterministic
- Interrupt transfer rates includes interrupt overhead
 - Can be slower than polled
 - Depends If amount of data transferred per interrupt exceeds the overhead of switching tasks
- Advantage : CPU can be doing other work whenever there is no I/O event.
 - Software structure remains clean and task-oriented.
 - Although the time to complete the other work is marginally increased, depending on the number of interrupts.