The Intel 80x86

Thorne : Section 1.4-1.6, 2.2.4, Section 3.4 (Irvine, Edition IV : Section 2.2)

Getting to Know a Microprocessor.

- Any processor is characterized by its :
 - 1. Register Set
 - General purpose, addressing, control/status registers
 - 2. Instruction set
 - Includes addressing modes
 - 3. Interrupt mechanism (later!)
- We will study **Intel 8086** which is the start of the 80x86 family tree.
 - All programming registers are 16-bit
 - 16-bit data bus and 20-bit address bus
 - I/O mapped with 8-bit and 16-bit ports (later)
 - Each descendant right up to the P6 processor family are backward compatible
 - Same basic set of registers ... but wider
 - Same basic instructions ... but more
 - Same interrupt mechanism

80x86 Family of Processors

Like most texts, in Irvine and Thorne, you will encounter :

Intel 8086

16-bit registers,16-bit data bus, 20-bit address bus

Intel 80286

Same as 8086 but 24-bit address bus and "protected mode"

IA-32

32-bit registers and data bus, 32-bit address bus

P6

Extended and improved IA-32 architecture for performance

$\boldsymbol{\mathcal{C}}$		\sim
20-bit address	bus: up to 1M byte memor	Ty space (2^{20})
24-bit	16M	(2^{24})
32-bit	4G	(2^{32})
36-bit	64G	(2^{36})
	SYSC3006	

Multitasking

Modes of Operation

- **Real-Address Mode** (DOS)
 - Microprocessor is acting like a 8086
 - 1 Meg address space, 8086 instructions only, <u>one</u> program can run
 - Can access all memory and I/O hardware directly

Protected Mode

- All instructions and features are available.
- Multiple programs can run. Each program given separate memory areas (called segments) and CPU ensures accesses outside its segments are prevented.
 - Memory address is no longer "real"; within <u>your</u> program's area

• Virtual 8086 Mode

- While running in Protected Mode, lets a program run in real-address mode
- Running a DOS program under Windows (DOS command window)
 - But Windows prevents access to some addresses/hardware
 - This is the reason why we use DOS in this course.

• Systems Management Mode

- Provides an operating system that has functions for system security
- Used by computer manufacturers to customize processors

- 16-Bit General Purpose Registers
 - can access all 16-bits at once
 - can access just high (H) byte, or low (L) byte



16-Bit Segment Addressing Registers

CS	Code Segment
DS	Data Segment
SS	Stack Segment
ES	Extra Segment

16-Bit Offset Addressing Registers

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Destination Index

16-Bit Control/Status Registers

IP: Instruction Pointer (Program Counter for execution control)

FLAGS: 16-bit register

- It is not a 16-bit value but it is a collection of 9 bit-flags (six are unused)
- Flag is **set** when it is equal to **1**
- Flag is **clear** when it is equal to **0**

Flag	gs re	giste	r 13	12	11	10	9	8	7	6	5	4	3	2	1	0
					OF	DF	IF	TF	SF	ZF		AF		PF		CF

Contro	ol Flags		
DF	Direction	Used in string instructions for moving	
		forward/backward through string	
IF	Interrupt	Used to enable/disable interrupts (Later))
TF	Trap	Used to enable/disable single-step trap (Later)
		SYSC3006	7

Status Flags (Arithmetic flag)

- Flags are set and cleared as "side-effects" of an instruction
- Part of learning an instruction is learning what flags is writes
- There are instructions that "read" a flag and indicate whether or not that flag is set (1) or cleared (0).

Status Flag Name

CF	Carry
PF	Parity
AF	Auxiliary Carry
OF	Overflow
SF	Sign
ZF	Zero

- There are other registers that are part of the programmer's model but are internal to the CPU
 - They support the execution of instructions
 - Example : IR Instruction Register
 - Example : ALU input/output registers are temporary registers (scratchpad values)

- They cannot be accessed directly by programmers
- May be larger than 16-bits

Registers in CPU



- **Processor Design Problem**: How can 16-bit registers and values be used to specify 20-bit addresses?
 - Want to use 16-bit registers to refer to memory addresses (e.g. for indirect addressing modes)
- **One way**: Use two registers "side-by-side"



- Real-Address Mode (8086 and not later family members)
- On top of the linear address space (from 0 to 1 Meg-1), you can overlay a set of overlapping "segments"
 - Linear address space becomes known as the absolute address (20-bit value)
 - A segment is defined as a sequence of bytes that
 - Starts every 16-bytes
 - Every segment starts on an absolute address that ends in 0 (hex)

Absolute address ↔ Segment:Offset

Address offset : 2 bytes (16 bits)

- Has a length of 64K consecutive bytes (64K = FFFFh)
 - Hints : $2^{16} = 64$ K and all the 8086 registers are 16-bits wide

Segment i overlaps segment i + 1

- Segment 0 starts at absolute address 00000H and goes to 0FFFFh
- Segment 1 starts at absolute address 00010H and goes to 1000Fh (=0FFFFh+10h)
- Segment 2 starts at absolute address 00020H and goes to 1001FH (=0FFFFh+20h)
 * Starts every 16-bytes (10h=16d)
- 1. A particular byte can be located by giving the segment number and the offset within that segment.
- 2. A particular byte is located within more than one segment



14

- At the hardware level :
 - An address is put on the Address Bus as a 20-bit linear address

(absolute address)

- From the Software (Programmer's) Perspective:
 - Addresses are NEVER specified as 20-bit values
 - Addresses are ALWAYS specified as two 16-bit values : segment:offset

(Recall segment addressing registers: CS, DS, SS, ES)

- Who does the conversion ?
 - The CPU does the conversion (eg. during the fetch of an instruction)
 - As a programmer, you always use segment:offset

1M-byte Memory Map of 8086



- How does the CPU convert from segment:offset to absolute ?
 - Recall : Each segment starts at 16-byte boundary
 - Start address of a segment = segment number $* 16_{10}$
 - Hint : Is there a shortcut for multiplying by 16 when working in binary(hex) ?



• **Example**: Suppose we have segment number = 6020H and offset = 4267H



- Remember : An Ugly Side Effect of Segmented Memory
 - Each memory byte can be referred to by many different SEG:OFS pairs
- Example: The (unique) byte at address 00300 H can be referred to by:
 0 H : 300 H
 - 1 H : 2F0 H 30 H : 0 H

(more too!)

How is segmented memory managed by the 8086?

- 8086 includes four 16-bit SEGMENT registers:
 - CS : Code Segment Register
 - DS : Data Segment Register
 - SS : Stack Segment Register
 - ES : Extra Segment Register
- Segment registers are used by default as the segment values during certain memory access operations
 - All instruction fetches: CS : IP
 - "most" data access:

BUT segments must be initialized before use (Later!)

DS : offset

Since the processor uses contents of DS as the 16-bit **segment** value when fetching data, the programmer **only needs to supply the 16-bit offset** in instructions)



- What is an instruction? ٠
 - On the Intel 8086, an instruction is a sequence of 1..6 bytes
- We shall learn more about it later, but a simple (and incomplete) model ulletof an instruction is as follows :



- Common mistake : Do not apply little endian to an instruction. ٠
 - Little endian only applies to word operations, not sequences of bytes. **SYSC3006**

22



The first byte (opcode) of instruction tells the number of bytes to be fetched.

SYSC3006

After fetch:

